HDL design verification SoC Verification Planning Platform System Interface Design IP Solution ESL Design Verification High-performance Computing Analog IC Design Verification

BeiJing Office
Address: Room 2020, Tower 1,Golden Spring Plaza.No.317 DaTunLi Chaoyang District, Beijing.P.R.C   Zip Code: 100101
Ph: (8610)84855805,06,07,08  
Fx: (8610)84855809 
E-mail: info@aerdai.com

ShangHai Office
Address: Suite 2004, BaoAn Building, #800 Dong Fang Rd, ShangHai City,  P.R. China
Zip Code: 200122
Tel: (8621)6875-2030    
Fax: (8621)6875-0083        
E-mail: info@aerdai.com

Current location£ºBeijing Aerdai Information Technology > System Interface Design

System Interface Design

SpectaReg is a soft IP generator for memory-mapped registers, it inputs advanced XML specification to generate some views of hardware and software design, including RTL code, testbench, assertions, C header files for device driver and documentation.

For more…

Beijing Aerdai Information Technology All Rights Reserved Copyright 2013